Yi-ting Pan is a Senior Design Verification Engineer at 瑞昱半導體股份有限公司 since 2015, following a role as a Digital Designer at 盛群半導體股份有限公司 from 2011 to 2014. Yi-ting completed their studies at 國立交通大學 from 2009 to 2011.
This person is not in the org chart
This person is not in any teams
This person is not in any offices