Prit Patel

ASIC Physical Design Engineer at SignOff Semiconductors

Prit Patel is currently working as an ASIC Physical Design Engineer at SignOff Semiconductors since January 2022. Prior to this, Prit worked as a Graduate Research Assistant at the University of Windsor, focusing on FPGAs in image processing and reconfigurable computing in VLSI and FPGA. Prit also has experience as an Undergraduate Research Assistant at G.H. Patel College of Engineering and Technology, where the research focused on sensor integration and embedded systems for designing a wearable device. Prit holds a MASc in Electrical and Computer Engineering from the University of Windsor and a BE in Electronics and Communication from G.H. Patel College of Engineering & Technology.

Links


Timeline

  • ASIC Physical Design Engineer

    January, 2022 - present