Vijayendra Paga is an experienced electronics engineer and project leader with a comprehensive background in digital board design, programming, and systems integration. Currently at VDL Enabling Technologies Group since 2015, Vijayendra has held multiple roles, including E-Architect and Senior Electronics Engineer. Previously, Vijayendra worked with TMC and ASML, contributing to various research projects and developing essential components in systems design. Earlier career experiences include significant leadership positions at Philips, NXP Semiconductors, ST Microelectronics, and Defence Research & Development Organisation, focusing on high-speed board design and post-silicon validation for advanced technology projects. Vijayendra holds an Executive MBA from Rotterdam School of Management and a Bachelor's degree in Electronics & Communication from Karnatak University.
This person is not in the org chart
This person is not in any teams