Verónica López Ludeña

R+D engineer at Verbio

Verónica López Ludeña has been working in the field since 2009. Verónica began their career as a System Manager at the Universidad Politécnica de Madrid, where they were responsible for the maintenance of the laboratory equipment, resolving user accounts, databases, and other related issues. Additionally, they worked as a predoctoral researcher and research fellow at the same institution. In 2014, they joined VERBIO as an R+D Engineer and Engineer.

Verónica López Ludeña attended the Universidad Politécnica de Madrid from 2003 to 2014. Verónica earned a degree in Ingeniería de Telecomunicación with a field of study in Electrónica y Bioingeniería in 2009. Verónica then completed a Máster in Ingeniería de Sistemas Electrónicos in 2011, followed by a Doctorado en Sistemas Electrónicos in 2014 with a field of study in Ingeniería de telecomunicaciones.

Links

Previous companies

Universidad Politécnica de Madrid logo

Org chart

Sign up to view 0 direct reports

Get started