Mitchell Levine is a Senior Design Verification Engineer at Nexperia, with previous experience as a Design Engineer at LinearASICs and Mixed Signal Verification at Semtech. At Texas Instruments, Mitchell worked as a Mixed Signal Designer. Responsibilities included running simulations, developing tester models, managing project databases, and designing various electronic components. Mitchell holds a Master of Science in Electrical and Electronics Engineering from Georgia Institute of Technology and a Bachelor of Science from the University of Florida.
October, 2022 - present
Senior Design Verification Engineer at Softnautics
Senior Design Verification Engineer at Veriest
Senior Design Verification Engineer at Adept Chips Services Pvt Ltd
Senior Design Verification Engineer at SmartSoC Solutions Pvt Ltd
Senior Design Verification Engineer at SeviTech Systems Pvt. Ltd.