RM

Ravi Mamilla

Lead ASIC Design Engineer at Open Silicon

About

Links

Previous companies

Cyient logo

Timeline

  • Lead ASIC Design Engineer

    January, 2018 - present