Steve Kromer has over 33 years of work experience. Steve began their career in 1987 as a Programmer at CCI. In 1990, they joined AMD as a Design and Verification Engineer for four 29K microprocessors. At IBM from 1997 to 1999, they were a Logic Designer, responsible for design, synthesis, debug, and timing rework for fetch unit including instruction buffer and fetch PC mux and control logic. Steve then returned to AMD as a Senior Member Technical Staff, where they were responsible for architecture and verification for AMD/Alchemy/Cadence, and was the Front End Architect for a low power X86 implementation. In 2004, they joined Metta Technology as a Hardware Engineer. From 2006 to 2010, they worked at Raza Microelectronics as a Principal Engineer, where they were responsible for SOC Architecture, definition for Au1300 series, design and verification, management, and production. From 2016 to 2018, they were a Performance Architect (contract) at Samsung SARC. Steve then joined Arteris IP as a Performance Model Manager, and is currently at Ventana Micro Systems as a Principal Performance Engineer.
Steve Kromer obtained their Bachelor of Science in Electrical Engineering from The University of Texas at Austin in 1987. Steve then went on to pursue a Master's in Engineering from the same institution, which they completed in 1990.
July, 2020 - present
Principal Performance Engineer at Acquia
Principal Performance Engineer At Accela, Inc at Accela
Principal Performance Engineer at Posit PBC
Principal Performance Engineer / Architech at Lincoln Financial Group
Principal Performance Engineer at Sage
Access the worlds's biggest network of public org charts
Learn more