Hong Zeng

Project Lead at Synapse Design Inc.

Hong Zeng is an experienced Project Lead with expertise in designing services for AMD flagship graphics chips on TSMC 28nm 1P10M process at Synapse Design Automation Inc. They have also worked as a Senior physical design engineer at Verisilicon Microelectronics Co., Ltd, and as an ASIC design engineer at Agere Systems Co., Ltd. Their experience includes tapeouting chips from 180nm to 65nm processes and working with a variety of consumer electronics and communication devices.

Links

Previous companies

VeriSilicon logo

Timeline

  • Project Lead

    March, 2010 - present